

KEN-TON DUAL RS-232 PAK

This ASCII board is memory mapped to addresses FF68 to FF6B (Hex).

The 6551 uses 4 memory addresses for the following functions:

--PAK #1--		--PAK #2--		Write	Read
/T2	/T3	/T4	/T5		
[FF68]	[FF6C]	[FF60]	[FF64]	Transmit data	Receiver Data
[FF69]	[FF6D]	[FF61]	[FF65]	Register	Register
[FF6A]	[FF6E]	[FF62]	[FF66]	Soft Reset	Status Register
[FF6B]	[FF6F]	[FF63]	[FF67]		Command Register
J1=LO	J1=HI	J1=LO	J1=HI		Control Register

This table shows that only the Command and Control registers are bidirectional. The Soft Reset operation clears the 6551 internal registers but does not cause any data transfer. Therefore, the data written is a "don't care." A RES* from the bus will clear all registers in the 6551 while a Soft Reset will disable interrupts and transmitter, turn off echo mode, and clear the Overrun Error flag only.

Dimensions

Length	6.6" (16.5 cm)
Width	4.4" (11 cm)
Height	1" (2.5 cm)
Weight	6.5 oz. (182 g)

Environmentals

Temperature

Operating	41° to 104° F. (5° to 40° C.)
Storage	-40° to 160° F. (-40° to 71° C.)


Humidity

Operating	40% to 80% non-condensing
Storage	20% to 90% non-condensing

RS-232C Pin Description

Pin Number	Signal
1	Frame Ground
2	Transmit Data
3	Receive Data
4	Request to Send
5	Clear to Send
6	Data Set Ready
7	Signal Ground
8	Carrier Detect
20	Data Terminal Ready

All other pins not used.



Programming Examples (Machine-Language)

Desired Configuration

Baud Rate = 300, Word Length = 7 Bits, Stop = 2 Bits, Parity = Even

Instruction		Comment
Control Register		
CLRA		
ORA	#\$80	2 Stop Bits
ORA	#\$20	7-Bit Word
ORA	#\$10	Receiver Clock = Baud Rate Gen.
ORA	#\$06	300 baud rate
STA	\$\$FF6B	Write it to Control Register
Command Register		
CLRA		
ORA	#\$60	Even Parity
ORA	#\$00	MODE = Normal
ORA	#\$08	Tx. Int. Disabled, RTS Active Tx. On
ORA	#\$01	IRQ Int. Disabled
ORA	#\$01	Fx Enabled and All Int.
STA	\$\$FF6A	Write it to Command Register

Status Register

To Check Modem Status (DSR):			
CKMDM	LDA	\$\$FF6A	Load Command Byte
	ORA	#\$01	Insure that DTR Bit is active
	STA	\$\$FF6A	Output to Command Register
	LDA	\$\$FF69	Read Status Register
	ANDA	#\$40	Check DSR Status
	BNE	CKMDM	Not Ready
	BRA	MREADY	Modem is ready (powered-up)
To Check the Carrier Status (DCD):			
	LDA	\$\$FF69	
	ANDA	#\$20	
	BNE	CAROFF	Carrier is not present
	BRA	CARON	Carrier is present
To Transmit a Data Byte:			
TXDT	LDA	\$\$FF69	Check Tx-Register Status
	ANDA	#\$10	If empty or not
	BEQ	TXDT	Not empty, wait Tx Data
	LDA	DATA	Get data byte from RAM
	STA	\$\$FF68	Write it to data register

To receive a data byte:			
RXDT	LDA	\$\$FF69	Read Status Register
	TFR	A,B	Save Status
	ANDA	#\$08	Check if received any data
	BEQ	RXDT	Not received yet
	ANDB	#\$07	Received, check any error
	BEQ	RXDATA	No error, good data
	LSRB		Error, check type of error
	BCS	PARERR	Parity error
	LSRB		
	BCS	FRAERR	Framing error
	BRA	OVRERR	Overrun error

*Note: These example programs are applicable when interrupts are disabled.

Programming Examples (BASIC)

Desired Configuration:

Baud Rate = 300, Word Length = 7 Bits, Stop = 2 Bits, Even Parity

Instruction	Comment
To program the Control Register: 10 X = 1B2 20 POKE 653B7,X	This is a B6(HEX) 300 baud, 7 bit word, 2 stop bits Write to Control Register FF6B (HEX)
To program the Command Register: 30 Y = 107 40 POKE 653B6,Y	This is 6B (HEX); Even Parity, Normal Receive, Trans. Int. Disabled, RTS Active, IRQ Disabled, Receiver Enabled. Write to Command Register FF6A (HEX)
To check Modem status: 50 A = PEEK(653B6) 60 A = A OR 1 65 B = POKE 653B6,A 70 B = PEEK(653B5) 75 B = B AND 64 80 IF B = 0 THEN 100 90 PRINT"MODEM IS NOT READY" 95 END 100 PRINT"MODEM IS READY"	Get current command Byte OR in DTR enable BIT Output new Command Byte Read Status Check only DSR Status If B = 0, Modem is ready B > 0, Modem is not ready
To Check Carrier Status: 110 Z = PEEK(653B5) 120 Z = Z AND 32 130 IF Z = 0 THEN 160 140 PRINT "NO CARRIER" 150 END 160 PRINT "GOT CARRIER!"	Mask off all but DCD Status If Z = 0, then we have carrier; otherwise, we do not
To Transmit a Data Byte: 200 A = PEEK(653B5) 210 A = A AND 1B 220 IF A = 0 THEN 200 230 POKE 653B4,A	FF69(HEX) Transmit Holding Register empty? Not empty D has data byte
To Receive a Data Byte: 300 A = PEEK(653B5) 310 B = A AND B 320 IF B = 0 THEN 300 330 E = A AND 7 340 IF E = 0 THEN 400 350 IF E = 1 THEN 370 355 IF E = 2 THEN 380 360 PRINT "OVERRUN ERROR!" 365 END 370 PRINT "PARITY ERROR!" 375 END 380 PRINT "FRAMING ERROR!" 390 END 400 D = PEEK(653B4) 410 PRINT "BYTE RECEIVED WAS" ; D	Read status register Receive register full? No data yet Check for errors No errors Parity error Framing error Must be overrun error Got data byte in D

CONTROL REGISTER

The Control Register is used to select the desired mode for the SY6551. The word length, number of stop bits, and clock controls are all determined by the Control Register.

CONTROL REGISTER	7	6	5	4	3	2	1	0
	1	0	1	0	1	0	1	0

STOP BITS

- 0 = 1 Stop Bit
- 1 = 2 Stop Bits
- 1 = Stop Bit if Word Length is 5 Bits and No Parity
- 1 = Stop Bit if Word Length is 5 Bits and No Parity

WORD LENGTH

BIT	DATA WORD LENGTH
6	5
5	8
0	1
1	0
1	1
1	1

RECEIVER CLOCK SOURCE

- 0 = External Receiver Clock
- 1 = Baud Rate Generator

*This allows for 9-bit transmission (8 data bits plus parity).

BAUD RATE GENERATOR

0	0	0	0	16x EXTERNAL CLOCK
0	0	0	1	50 BAUD
0	0	1	0	75
0	0	1	1	109.92
0	1	0	0	134.58
0	1	0	1	150
0	1	1	0	300
0	1	1	1	500
1	0	0	0	1200
1	0	0	1	1800
1	0	1	0	2400
1	0	1	1	3600
1	1	0	0	4800
1	1	0	1	7200
1	1	1	0	9600
1	1	1	1	19,200

HARDWARE RESET	0	0	0	0	0	0	0	0
PROGRAM RESET	-	-	-	-	-	-	-	-

Control Register Format

COMMAND REGISTER

The Command Register is used to control Specific Transmit Receive functions.

COMMAND REGISTER	7	6	5	4	3	2	1	0
	1	0	1	0	1	0	1	0

PARITY CHECK CONTROLS

BIT	OPERATION
7	0 Parity Disabled - No Parity Bit Generated - No Parity Bit Received
6	0 0 1 Odd Parity Receiver and Transmitter
0	1 1 Even Parity Receiver and Transmitter
1	0 1 Mark Parity Bit Transmitted.
1	1 1 Space Parity Bit Transmitted.
1	1 1 Parity Check Disabled

NORMAL ECHO MODE FOR RECEIVER

- 0 = Normal
- 1 = Echo (Bits 2 and 3 must be 0)

DATA TERMINAL READY

- 0 = Disable Receiver and All Interrupts (DTR High)
- 1 = Enable Receiver and All Interrupts (DTR Low)

RECEIVER INTERRUPT ENABLE

- 0 = IRQ Interrupt Enabled from Bit 3 of Status Register
- 1 = IRQ Interrupt Disabled

TRANSMITTER CONTROLS

BIT	TRANSMIT INTERRUPT LEVEL	RTS TRANSMITTER
3	1 0 Disabled	High
0	1 Enabled	Low
1	0 Disabled	Low
1	1 Disabled	Low

HARDWARE RESET	0	0	0	0	0	0	0	0
PROGRAM RESET	-	-	-	-	-	-	-	-

Command Register Format

STATUS REGISTER
The Status Register is used to indicate to the processor the status of various SY6551 functions.

7	6	5	4	3	2	1	0
1	0	1	0	1	0	1	0

STATUS	SET BY	CLEARED BY
Parity Error*	0 = No Error 1 = Error	Self Clearing**
Framing Error*	0 = No Error 1 = Error	Self Clearing**
Overrun*	0 = No Error 1 = Error	Self Clearing**
Receive Data Register Full	0 = Not Full 1 = Full	Read Receive Data Register
Transmit Data Register Empty	0 = Not Empty 1 = Empty	Write Transmit Data Register
ODD	0 = ODD Low 1 = ODD High	Not Reusable Reflects ODD State
CSR	0 = CSR Low 1 = CSR High	Not Reusable Reflects CSR State
IRQ	0 = No Interrupt 1 = Interrupt	Read Status Register

**NO INTERRUPT GENERATED FOR THESE CONDITIONS
**CLEARED AUTOMATICALLY AFTER A READ OF DR AND THE NEXT ERROR-FREE RECEIPT OF DATA.

HARDWARE RESET	0	-	-	-	-	-	-	-
PROGRAM RESET	0	-	-	-	-	-	-	-